型号: PCIe-6320

产品编号: 781043-01

DEVICE SPECIFICATIONS NI 6320






X Series Data Acquisition: 16 AI, 250 kS/s, 16-Bit Resolution, ±10 V


The following specifications are typical at 25 °C, unless otherwise noted. For more information about the NI 6320, refer to the X Series User Manual available at ni.com/manuals.

Analog Input

Number   of channels

8 differential or 16 single ended

ADC   resolution

16 bits

DNL

No missing codes guaranteed

INL

Refer to the AI Absolute Accuracy section.

Sample   rate


Single   channel maximum

250 kS/s

Multichannel maximum (aggregate)

250 kS/s

Minimum

No minimum

Timing   resolution

10 ns

Timing   accuracy

50 ppm of sample rate

Input   coupling

DC

Input   range

±0.2 V, ±1 V, ±5 V, ±10 V

Maximum   working voltage for analog inputs

(signal   + common mode)

±11 V of AI GND

CMRR   (DC to 60 Hz)

100 dB

Input   impedance


Device   on


AI+ to   AI GND

>10 GΩ in parallel with 100 pF

AI- to   AI GND

>10 GΩ in parallel with 100 pF

Device off

AI+ to   AI GND

1,200 Ω

AI- to   AI GND

1,200 Ω

Input   bias current

±100 pA

Crosstalk   (at 100 kHz)


Adjacent   channels

-75 dB

Non-adjacent   channels

-90 dB

Small   signal bandwidth (-3 dB)

700 kHz

Input   FIFO size

4,095 samples

Scan   list memory

4,095 entries

Data   transfers

DMA (scatter-gather), programmed I/O

Overvoltage protection for all analog input and sense channels

Settling Time for Multichannel Measurements

Accuracy,   full-scale step, all ranges


±90 ppm   of step (±6 LSB)

4 μs convert interval

±30 ppm   of step (±2 LSB)

5 μs convert interval

±15 ppm   of step (±1 LSB)

7 μs convert interval

Typical Performance Graph

Figure 1. Settling Error versus Time for Different Source Impedances

AI Absolute Accuracy

Table 1. AI Absolute Accuracy

Nominal

Range

Positive

Full   Scale

Nominal Range

Negative

Full   Scale

Residual

Gain   Error

(ppm of

Reading)

Residual

Offset

Error (ppm of   Range)

Offset

Tempco

(ppm   of

Range/°C)

Random

Noise,   σ

Vrms)

Absolute

Accuracy at

Full   Scale

(μV)

10

-10

65

13

24

229

2,200

5

-5

72

13

25

118

1,140

1

-1

78

17

37

26

257

0.2

-0.2

105

27

93

12

69

For more information about absolute accuracy at full scale, refer to the AI Absolute Accuracy Example section.

Gain   tempco

7.3 ppm/°C

Reference   tempco

5 ppm/°C

INL   error

60 ppm of range

Note Accuracies listed are valid for up to two years from the device external calibration.

AI Absolute Accuracy Equation

AbsoluteAccuracy = Reading · (GainError) + Range · (OffsetError) + NoiseUncertainty

GainError = ResidualGainError + GainTempco · (TempChangeFromLastInternalCal) +

ReferenceTempco · (TempChangeFromLastExternalCal)

OffsetError = ResidualOffsetError + OffsetTempco · (TempChangeFromLastInternalCal) + INLError

Random Noise ⋅ 3

NoiseUncertainty =  for a coverage factor of 3 σ and averaging 10, 000 10,000 points.

AI Absolute Accuracy Example

Absolute accuracy at full scale on the analog input channels is determined using the following assumptions:

         TempChangeFromLastExternalCal = 10 °C

         TempChangeFromLastInternalCal = 1 °C

         number_of_readings = 10,000

         Coveragefactor = 3 σ

For example, on the 10 V range, the absolute accuracy at full scale is as follows:

GainError = 65 ppm + 7.3 ppm · 1 + 5 ppm · 10 = 122 ppm

OffsetError = 13 ppm + 24 ppm · 1 + 60 ppm = 97 ppm

NoiseUncertainity =  = 6.9 µV

AbsoluteAccuracy = 10 V · (GainError) + 10 V · (OffsetError) + NoiseUncertainity =

2,220 µV

Digital I/O/PFI

Static   Characteristics


Number   of channels

24 total,   8 (P0.<0..7>),

16 (PFI <0..7>/P1, PFI <8..15>/P2)

Ground   reference

D GND

Direction   control

Each terminal individually programmable as input or output

Pull-down   resistor

50 kΩ typical, 20 kΩ minimum

Input   voltage protection

±20 V on up to two pins

      Caution Stresses beyond those listed under the Input voltage protection specification may cause permanent damage to the device.

Waveform Characteristics (Port 0 Only)

Terminals   used

Port 0 (P0.<0..7>)

Port/sample   size

Up to 8 bits

Waveform   generation (DO) FIFO

2,047 samples

Waveform   acquisition (DI) FIFO

255 samples

DO or   DI Sample Clock frequency

0 to 1 MHz, system and bus   activity dependent

Data   transfers

DMA (scatter-gather), programmed I/O

Digital   line filter settings

160 ns, 10.24 μs, 5.12 ms, disable

PFI/Port 1/Port 2 Functionality

Functionality

Static digital input, static digital output, timing input, timing   output

Timing   output sources

Many AI, AO, counter, DI, DO timing signals

Debounce   filter settings

90 ns, 5.12 µs, 2.56 ms, custom interval, disable; programmable   high and low transitions; selectable per input

Recommended Operating Conditions

Input   high voltage (VIH)


Minimum

2.2 V

Maximum

5.25 V

Input low voltage (VIL)

Minimum

0 V

Maximum

0.8 V

Output   high current (IOH)


P0.<0..7>

-24 mA maximum

PFI   <0..15>/P1/P2

-16 mA maximum

Output   low current (IOL)


P0.<0..7>

24 mA maximum

PFI   <0..15>/P1/P2

16 mA maximum

Digital I/O   Characteristics


Positive-going   threshold (VT+)

2.2 V maximum

Negative-going   threshold (VT-)

0.8 V minimum

Delta   VT hysteresis (VT+ - VT-)

0.2 V minimum

IIL   input low current (VIN = 0 V)

-10 μA maximum

IIH   input high current (VIN = 5 V)

250 μA maximum

Figure 4. PFI <0..15>/P1/P2: IOH versus VOH

Figure 5. PFI <0..15>/P1/P2: IOL versus VOL

General-Purpose Counters

Number   of counter/timers

4

Resolution

32 bits

Counter   measurements

Edge counting, pulse, pulse width, semi-period, period, two-edge   separation

Position   measurements

X1, X2, X4   quadrature encoding with

Channel Z reloading; two-pulse encoding

Output   applications

Pulse, pulse train with dynamic updates, frequency division,   equivalent time sampling

Internal   base clocks

100 MHz, 20 MHz, 100 kHz

External   base clock frequency

0 to 25 MHz

Base   clock accuracy

50 ppm

Inputs

Gate,   Source, HW_Arm, Aux, A, B, Z,

Up_Down, Sample Clock

Routing   options for inputs

Any PFI, RTSI, many internal signals

FIFO

127 samples per counter

Data   transfers

Dedicated scatter-gather DMA controller for each counter/timer,   programmed I/O

Frequency Generator

Number   of channels

1

Base   clocks

20 MHz, 10 MHz, 100 kHz

Divisors

1 to 16

Base   clock accuracy

50 ppm

Output can be available on any PFI or RTSI terminal.

Phased-Locked Loop (PLL)

Table 2. Reference Clock Locking Frequencies

Reference Signal

Locking Input Frequency   (MHz)

RTSI <0..7>

10, 20

PFI <0..15>

10, 20

Output of PLL                                                  100 MHz Timebase; other signals derived

from 100 MHz Timebase including 20 MHz and 100 kHz Timebases

External Digital Triggers

Source

Any PFI, RTSI

Polarity

Software-selectable for most signals

Analog   input function

Start   Trigger, Reference Trigger, Pause

Trigger,   Sample Clock, Convert Clock,

Sample Clock Timebase

Analog   output function

Start   Trigger, Pause Trigger, Sample Clock,

Sample Clock Timebase

Counter/timer   functions

Gate,   Source, HW_Arm, Aux, A, B, Z,

Up_Down, Sample Clock

Digital waveform generation (DO) function        Start Trigger, Pause Trigger, Sample Clock,

Sample Clock Timebase

Digital waveform acquisition (DI) function         Start Trigger, Reference Trigger, Pause

Trigger, Sample Clock, Sample Clock Timebase

Device-to-Device Trigger Bus

Input   source

RTSI <0..7>

Output   destination

RTSI <0..7>

Output   selections

10 MHz Clock, frequency generator output, many internal signals

Debounce   filter settings

90 ns, 5.12 μs, 2.56 ms, custom interval, disable; programmable   high and low transitions; selectable per input

Bus Interface


Form   factor

x1 PCI Express, specification v1.1 compliant

Slot   compatibility

x1, x4, x8, and x16 PCI Express slots[1]

DMA   channels

8, can be used for analog input, analog output, digital input,   digital output, counter/timer 0, counter/timer 1, counter/timer 2,   counter/timer 3

Power   Requirements


Caution The protection provided by the device can be impaired if the device is used in a manner not described in the X Series User Manual.

Without   disk drive power connector installed


+3.3 V

1.4 W

+12 V

8.6 W

With disk drive power connector installed

+3.3 V

1.4 W

+12 V

3 W

+5 V

15 W

Current Limits


Caution Exceeding the current limits may cause unpredictable behavior by the device and/or PC.

Without   disk drive power connector installed


P0/PFI/P1/P2   and +5 V terminals combined

1 A max

With   disk drive power connector installed


+5 V   terminal (connector 0)

1 A max2

+5 V   terminal (connector 1)

1 A max2

P0/PFI/P1/P2   combined

1 A max

Physical Characteristics

Printed   circuit board dimensions

9.9 × 16.8 cm (3.9 × 6.6 in.) (half-length)

Weight

104 g (3.6 oz)

I/O   connector

1 68-pin VHDCI

Table 3. Mating Connectors

Manufacturer,   Part Number

Description

MOLEX 71430-0011

68-Pos   Right Angle Single Stack PCB-Mount VHDCI

(Receptacle)

MOLEX 74337-0016

68-Pos   Right Angle Dual Stack PCB-Mount VHDCI

(Receptacle)

MOLEX 71425-3001

68-Pos Offset IDC Cable Connector (Plug) (SHC68-*)

Disk drive power connector                             Standard ATX peripheral connector (not serial ATA)

2 Has self-resetting fuse that opens when current exceeds this specification.

Calibration

Recommended   warm-up time

15 minutes

Calibration   interval

2 years

Maximum Working Voltage

Maximum working voltage refers to the signal voltage plus the common-mode voltage.

Caution The protection provided by the DAQ device can be impaired if it is used in a manner not described in the X Series User Manual.

Channel to earth                                                 11 V, Measurement Category I

Note Measurement Categories CAT I and CAT O (Other) are equivalent. These test and measurement circuits are not intended for direct connection to the MAINs building installations of Measurement Categories CAT II, CAT III, or CAT IV.

Environmental

Operating   temperature

0 to 50 °C

Storage   temperature

-40 to 70 ºC

Operating   humidity

10 to 90% RH, noncondensing

Storage   humidity

5 to 95% RH, noncondensing

Pollution   Degree

2

Maximum   altitude

2,000 m

Indoor   use only.

Safety


This product meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

         IEC 61010-1, EN 61010-1

         UL 61010-1, CSA 61010-1

Note For UL and other safety certifications, refer to the product label or the Online Product Certification section.

Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

         EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity

         EN 55011 (CISPR 11): Group 1, Class A emissions

         AS/NZS CISPR 11: Group 1, Class A emissions

         FCC 47 CFR Part 15B: Class A emissions

         ICES-001: Class A emissions

Note In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11) Class A equipment is intended for use only in heavy-industrial locations.

Note Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.

Note For EMC declarations and certifications, refer to the Online Product Certification section.

This product meets the essential requirements of applicable European Directives, as follows:

         2006/95/EC; Low-Voltage Directive (safety)

         2014/30/EU; Electromagnetic Compatibility Directive (EMC)

Online Product Certification

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/ certification, search by model number or product line, and click the appropriate link in the Certification column.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the Minimize Our Environmental Impact web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

Waste Electrical and Electronic Equipment (WEEE)

  EU Customers At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit ni.com/environment/weee. 电子信息产品污染控制管理办法(中国RoHS

中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令(RoHS)。关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/environment/rohs_china。(For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Device Pinout


Refer to the NI Trademarks and Logo Guidelines at ni.com/trademarks for information on National Instruments trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products/technology, refer to the appropriate location: Help»Patents in your software, the patents.txt file on your media, or the National Instruments Patent Notice at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the Export Compliance Information at ni.com/legal/export-compliance for the National Instruments global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS.

U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.

© 2015 National Instruments. All rights reserved.

374459D-01     Sep15



[1] Some motherboards reserve the x16 slot for graphics use. For PCI Express guidelines, refer to ni.com/pciexpress.